# TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS029A – Revised March 2002

# CMOS Quad AND/OR Select Gate

High-Voltage Types (20-Volt Rating)

■ CD4019B types consist of four AND/OR select gate configurations, each consisting of two 2-input AND gates driving a single 2-input OR gate. Selection is accomplished by control bits K<sub>a</sub> and K<sub>b</sub>. In addition to selection of either channel A or channel B information, the control bits can be applied simultaneously to accomplish the logical A + B function.

The CD4019B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline package (NSR suffix), and in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE BANGE (Voo)


## Features:

- Medium-speed operation . . . .
- ... tPHL = tPLH = 60 ns (typ.) at CL = 50 pF, VDD = 10 V
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V = 5 V

1 V at V<sub>DD</sub> = 5 V 2 V at V<sub>DD</sub> = 10 V

2.5 V at VDD = 15 V





Applications:


- AND-OR select gating
- Shift-right/shift-left registers
- True/complement selection
- AND/OR/Exclusive-OR selection


LIAGE RANGE, (VDD)
nced to V <sub>SS</sub> Terminal)
RANGE, ALL INPUTS
ENT, ANY ONE INPUT
ITION PER PACKAGE (PD):
C to +100°C
<sup>o</sup> C to +125 <sup>o</sup> C to 200mW
TION PER OUTPUT TRANSISTOR
L PACKAGE-TEMPERATURE RANGE (All Package Types)
MPERATURE RANGE (T <sub>A</sub> )
ERATURE RANGE (T <sub>stg</sub> )65°C to +150°C
TURE (DURING SOLDERING):
6 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max

TERM	INAL DI Top Vie		R/	AM
B4	I 2 3 4 5 6 7 8	16 13 14 13 12 11 9		V <sub>DD</sub> A4 Kb D3+A4 Ka+B4 Kb D3+A3 Ka+B3 Kb D2=A2 Ka+B2 Kb D1=A1 Ka+B1 Kb Ke

92CS-24461

# TRUTH TABLE





#### Fig. 1—Logic diagram.

### **RECOMMENDED OPERATING CONDITIONS**


For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC	V <sub>DD</sub> (V)	Min.	Max.	Units
Supply Voltage Plange (For T <sub>A</sub> = Full Package				
Temperature Range)	-	3	18	v

9208-35272

### STATIC ELECTRICAL CHARACTERISTICS


CHARAC- TERISTIC	CON	οιτιο	NS	LIMITS AT INDICATED TEMPERATURE				TURES (	(°C)	UN	
	V <sub>O</sub> (V)	V <sub>IN</sub>	V <sub>DD</sub> (V)	-55	- 10				<b>.</b>	T	
	(V)				-40	+85	+125	Min.	Тур.	Max.	S
Quiescent		0,5	. 5	1	1	30	30	_	0.02	<u></u> 1	
Device	-	0,10	10	2	2	60	60	<u> </u>	0.02	2	ļμA
Current, I <sub>DD</sub> Max.		0,15	15	4	4	120	120	-	0.02	4	
		0,20	20	20	20	600	600	····	0.04	20	
Output Low (Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		1
Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		]_m/
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
OH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		
Output Voltage:	-	0,5	5	0.05				-	0	0.05	
Low-Level,	_	0,10	10	0.05				-		0.05	
VOL Max.		0,15	15	0.05				_	0	0.05	],
Output Voltage:	_	0,5	5	4.95				4.95	5	_	ľ
High-Level,	-	0,10	10	9.95				9.95	10	-	
V <sub>OH</sub> Min.	-	0,15	15		14	.95	14.95	15	-		
Input Low	0.5,4.5	_	5	1.5				_	-	1.5	
Voltage,	1,9	-	10	3				-	_	3	
V <sub>IL</sub> Max.	1.5,13.5	-	15	4				-	-	4	],
Input High Voltage, V <sub>IH</sub> Min.	0.5,4.5	1	5	3.5				3.5	_	-	ľ
	1,9	-	10	7				7	-	-	ĺ
	1.5,13.5	-	15	11 1				11	-		
Input Current <sup>I</sup> IN Max.	-	0,18	18	±0.1	±0.1	±1	±1	_	±10 <sup>-5</sup>	±0.1	μA





3

COMMERCIAL CMOS HIGH VOLTAGE ICS






Fig. 7 — Propagation delay time as a function of load capacitance.




Fig. 5 — Minimum output high (source) current characteristics.






Fig. 6 — Typical transition time as a function of load capacitance.


R<sub>L</sub> = 200 kΩ LIMITS TEST CHARACTERISTIC CONDITIONS UNITS VDD Min. Max. Тур. (V)5 150 300 \_ Propagation Delay Time; 10 \_ 60 120 ns tPLH, tPHL 15 50 100 -5 ----100 200 Transition Time; 10 \_ 50 100 ns THL, TLH 15 80 40 \_ All A and B 5 7.5 ρF \_ Inputs Input Capacitance, CIN K<sub>a</sub> and K<sub>b</sub> рF 10 15 \_ Inputs


۷nc

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^{\circ}$ C, input  $t_r$ ,  $t_f = 20$  ns,  $C_L = 50$  pF,









VDO




Fig. 9 – Dynamic power dissipation test circuit.




Fig. 11 — Input voltage test circuit. Fig. 12 — Input current test circuit.






Fig. 13 - AND/OR select gating.




Fig. 14 - "Shift left/shift right" register.

# TYPICAL APPLICATIONS (CONT'D)





Fig. 15 - AND/OR Exclusive-OR selector.

Fig. 16 — "True complement" selector.



Dimensions and pad layout for CD4019BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated